

# AN-7019

## Limiting Cross-Conduction Current in Synchronous Buck Converter Designs

Alan Elbanhawy, Fairchild Semiconductor

### Introduction

The synchronous buck converter is the topology of choice for PC and notebook computers. The reason for this favored status is that this topology offers designers an ease of control, a small footprint and high power conversion efficiencies at a relatively low cost. An important consideration in designing this synchronous buck converter is limiting the shoot-through or cross conduction current. Through mathematical analysis, MOSFET designers and power supply designers test the suitability of a specific device for its use as a synchronous rectifier in the converter.

### What this Application Note Will Do

- Explore several solutions that consider inductances involved in this design to better understand this complex phenomenon
- Demonstrate how the gate inductance tends to make the cross conduction current or shoot through worse
- Demonstrate how source inductance helps to keep the gate source voltage at a lower level
- Present the equations that describe the gate voltage in time as a function of all the circuit parameters




Figure 1. Schematic and equivalent circuit used for analysis

### The Importance of Choosing the Right MOSFET

Shoot-through can be understood by examining the factors that control the induced gate-source voltage when the drain voltage is switched between near ground and input voltage levels. This situation is encountered in the synchronous buck topology during the time interval when the top MOSFET is switched on while the gate driver holds the lower MOSFET off.

If the induced voltage is larger than the gate threshold voltage of the LS MOSFET, it could be turned ON while the top MOSFET is ON, leading to excessive power dissipation in both MOSFETs and ultimately, lead to failure in either one or both devices. By examining the mechanism causing this phenomenon, proper MOSFET selection can be made and cross conduction can be eliminated or avoided.

### Simplified Shoot-Through in the Synchronous Buck Converter

The first example is the simple equivalent circuit in Figure 1 where no parasitic inductances are considered. Our analysis addresses only the transition time when the HS MOSFET




Figure 2. Schematic used in equation derivation with source and gate inductance

turns on while the LS MOSFET is being held off by the action of the gate driver. The HS MOSFET does not experience shoot-through when it is turned off.

The gate voltage rise of the LS MOSFET will be determined by the rate of change on the drain voltage as well as the MOSFET's gate-source capacitance ( $C_{gs}$ ) and the drain-source capacitance ( $C_{gd}$ ) and the effective series gate resistance. The effective series resistance is calculated from the driver output resistance and the MOSFET's internal effective gate equivalent series resistance (ESR)  $R_g$ .

## The Analysis

Figure 1 shows the LS MOSFET in the off state and its equivalent circuit for this analysis. This can be calculated by writing Kirchoff's equations for the equivalent circuit of the lower MOSFET Fig. 1(b).  $V_{in}$  is a voltage source representing the effect of the external circuit as the top MOSFET turns ON.

The Drain Voltage =  $V_{in} = a \cdot t$ , where "a" is the rate of change of the drain voltage and "t" is Time. Kirchoff's equation for this circuit yields:

$$\begin{aligned} V_{in} &:= \int \frac{i_3(t)}{C_o} dt - \int \frac{i_2(t)}{C_o} dt \\ a \cdot t &:= \int \frac{i_3(t)}{C_o} dt - \int \frac{i_2(t)}{C_o} dt \\ \frac{d}{dt}(a \cdot t) &:= \frac{1}{C_o} \cdot (i_3(t) - i_2(t)) \end{aligned} \quad (1)$$

Similarly,

$$i_2(t) \cdot \left( \frac{1}{C_o} + \frac{1}{C_{gd}} + \frac{1}{C_{gs}} \right) - \frac{i_3(t)}{C_o} - \frac{il(t)}{C_{gs}} = 0 \quad (2)$$

$$\begin{aligned} R_g \cdot il(t) + \int \frac{i_1(t)}{C_{gs}} dt - \int \frac{i_2(t)}{C_{gs}} dt \\ \frac{d}{dt}(R_g \cdot il(t)) + \frac{i_1(t)}{C_{gs}} + \frac{i_2(t)}{C_{gs}} = 0 \end{aligned} \quad (3)$$

Solving equations (1), (2) and (3) provides the value of current through the gate resistor:

$$il(t) := a C_{gd} \left( 1 - e^{-\frac{t}{R_g(C_{gs} + C_{gd})}} \right)$$

The Gate Voltage =  $v_g(t) = R_g \cdot il(t)$  is calculated by:

$$V_g(t) := a R_g C_{gd} \left( 1 - e^{-\frac{t}{R_g(C_{gs} + C_{gd})}} \right) \quad (4)$$

The condition for no shoot-through in a given MOSFET under a given rate of change of the drain voltage "a" can be calculated using equation (4).

At the end of the rise time,  $t = T_r$  and  $V_{cc} = \text{Input Voltage}$  (12V-19V). At this instance, if  $V_g(t) \geq V_{gth}$  (the MOSFET gate threshold voltage) cross conduction occurs. To find the value for the parameter "a" to cause cross conduction, equation (4) must be solved by substituting

$$\begin{aligned} t = T_r = \frac{V_{cc}}{a} \text{ in (4):} \\ V_{gatTr} := a R_g C_{gd} \left( 1 - e^{-\left( \frac{V_{cc}}{a R_g(C_{gs} + C_{gd})} \right)} \right) \end{aligned} \quad (5)$$

The solution for the maximum value of "a" in equation (5) may be obtained by using a suitable numerical solve function typically found in analysis tools such as in Maple™.

## The Critical Point

The plot of the gate voltage,  $V_g$ , versus the value "a" and  $R_g$  is shown in Figure 4.

The intersection of this curve with the line  $V_g = V_{gth}$  determines the minimum value of  $a_{crit}$  where cross conduction occurs.

Note that in Figure 4  $V_g$  approaches an asymptotic value as "a" approaches  $\infty$ . This allows additional simplification of the analysis.

For equation (5) let us get the limit of  $V_g(t)$  as "a" approaches  $\infty$ ,

$$\lim_{a \rightarrow \infty} a R_g C_{gd} \left( 1 - e^{-\left( \frac{V_{cc}}{a R_g(C_{gs} + C_{gd})} \right)} \right) = \frac{V_{cc} C_{gd}}{C_{gs} + C_{gd}}$$

$$\text{At } a = \infty \text{ we get } V_g = \frac{C_{gd} V_{cc}}{C_{gs} + C_{gd}} \quad (6)$$

Where  $V_g$  is the gate voltage at the asymptotic condition of "a" approaching  $\infty$ .

At this point, the conditions for cross conduction can be evaluated as follows, If  $V_g$  calculated from equation (6) is less than the lower MOSFET gate threshold voltage  $V_{gth}$  i.e.  $V_g < V_{gth}$ , then no cross conduction is expected. Notice that  $V_g$  in (6) is independent of  $R_g$ , which is to be expected. As "a" gets larger, the impedance of  $C_{gs}$  becomes much smaller than  $R_g$  and it becomes the only determining factor, since both  $R_g$  and  $C_{gs}$  are connected in parallel. Alternatively, if  $V_g > V_{gth}$ , then cross conduction can be expected at some value of "a".

Even if a MOSFET meets the condition  $V_g \geq V_{gth}$  in equation (6), it still may be suitable for the application as a synchronous rectifier as long as it satisfies equation (5) for an actual circuit rise time with a finite value of "a".




Figure 3. The gate voltage, Vg, plotted against Rg and Time t and the Vgth level of 1.5V




Figure 4. The gate voltage as a function of a and Rg and the Vgth level of 1.5V

### Shoot through analysis with considerations for parasitic gate and source inductances

Now let us examine the shoot through phenomenon when we include both the Source and gate inductances in the circuit as in Figure 2. In order to fully understand the mechanics of

shoot through under these conditions, the equations are calculated below under several conditions of input voltage. In the first case, only the rising edge of Vp is considered and the equations are solved accordingly.

Let's write the equations for Figure 2 are as follows:

$$Vd(t) := \frac{V_m t}{tr}$$

$$e1 := Id(t) + Co \left( \frac{V_m}{tr} - \left( \frac{d}{dt} V_s(t) \right) \right) + Cgd \left( \frac{V_m}{tr} - \left( \frac{d}{dt} V_g(t) \right) \right) = 0$$

$$e2 := Co \left( \frac{d^2}{dt^2} V_s(t) \right) + Cgs \left( \left( \frac{d^2}{dt^2} V_s(t) \right) - \left( \frac{d^2}{dt^2} V_g(t) \right) \right) + \frac{V_s(t)}{L_s} = 0$$

$$e3 := \frac{V_g(t) - V_a(t)}{R_g} + Cgs \left( \left( \frac{d}{dt} V_g(t) \right) - \left( \frac{d}{dt} V_s(t) \right) \right) + Cgd \left( \left( \frac{d}{dt} V_g(t) \right) - \frac{V_m}{tr} \right) = 0$$


$$e4 := \frac{V_a(t)}{L_g} + \frac{\left( \frac{d}{dt} V_a(t) \right) - \left( \frac{d}{dt} V_g(t) \right)}{R_g} = 0$$

Where:

- Vm = Maximum Gate Drive voltage
- Cgs = Gate to Source capacitance
- Co = Drain to Source capacitance
- Lg = Total Gate inductance

- tr = Driving voltage rise time
- Cgd = Gate to Drain capacitance
- Rg = Total Gate series resistance
- Ls = Total Source inductance

The gate drive voltage is a linear ramp with respect to time t.




**Figure 5. Gate voltage (left) and current in the driving source  $V_p$  (right).  $t_r = 10nS$**

By solving the differential equations e1...e4 above, this results in getting all the node voltages as a function of time  $t$ . Unfortunately the resulting equations are too long and complex to fully visualize so in order to fully understand the effects of both the source inductance  $L_s$  and the gate inductance  $L_g$ , we can generate few of graphs using these equations to show us the trends.


Figure 5 (left) shows the shoot through gate voltage for a rise time of 10nS and a total drain voltage transient of 19 Volt. This level is quite realistic and agrees with lab results very well. Fig 5 (right) is the current in the driving voltage  $V_p$ . This is the current that usually flows in the high side MOSFET while turning on adding one further component to

the dynamic losses and requires that the gate driver IC can sink this much current without any significant rise in voltage.


The situation is much more complicated when we drive the low side MOSFET with a 19V at a rise time of 1nS. As can be seen from Figure 6, the current that flows in  $C_o$  also flows in  $L_s$  adding one more complexity to the solution since this current tends to be beneficial from the shoot through point of view since it tends to raise the source voltage resulting in lower gate-source voltage and hence causing no shoot through. In fact, under the right conditions of  $L_s$  and  $L_g$ , we may get a negative Gate-Source voltage completely blocking any chance of the MOSFET turning on as can be seen in Figure 7.



**Figure 6. Gate-source voltage (left) and current in the driving source ( $V_p$ )  $t_r = 1nS$**



**Figure 7. Gate-Source voltage at different combinations of  $L_g$  and  $L_s$ . Notice the Blue and Red plots going negative for part of the cycle**




**Figure 8. Gate voltage as a function of Gate inductance  $L_g$  and Source inductance  $L_s$ .  $t_r = 1nS$**


Figure 6 (left) represents the gate-source voltage when the rise time is 1nS. This transition time is very close to the current high performance circuit conditions where 3nS–5nS is encountered on a regular basis. Within the next few years, sub nanosecond transitions will be the norm in high performance DC-DC power supplies. Notice that the shoot through gate-source voltage is much smaller than in the 10nS rise time case because of the effect of  $C_o$  on the current flowing in the source inductance  $L_s$ . On the other hand Figure 6 (right) represents the current in the driving voltage  $V_p$  that, as we said before, flows normally in the high side MOSFET. This means that the gate driver needs to be designed to sink up to 16 amps of peak current, a sobering fact for their designers. The same 16 Amp will flow in the HS MOSFET adding significant amount of losses to the MOSFET’s turn on losses. This is clearly is an undesirable

side effect since a very low source inductance is desirable for fast turn on/off. As it is always the case with any engineering problem, a compromise between all of these effects must be reached and in order to do this, one must fully understand the underlying issues and problems and use this knowledge for the best results.

Now that we understand the shoot through phenomenon with the inclusion of both  $L_g$  and  $L_s$ , we need to understand the relative influence of each of these parasitic inductances. Figure 8 shows the shoot through gate-source voltage as a function of  $L_g$  and  $L_s$  at the end of the rise time of 1nS. It can be clearly seen that except for very low  $L_g < 1nH$ , the gate-source voltage is dominated by the source inductance  $L_s$  where the larger  $L_s$  is the smaller the gate-source voltage and the less possibility of the shoot through occurring.



**Figure 9. Gate to ground voltage for wide pulse.  $t_r = 10nS$**



**Figure 10. Gate to source voltage for wide pulse.  $t_r = 10nS$**

To further understand the this phenomenon, we derived a solution with a single 19 volt pulse introduced to the gate terminal, Figures 9 and 10 are the gate-ground and gate-source voltages. Figure 10 shows the negative voltage swing

when the HS MOSFET turns off causing no shoot through. Figure 9 shows the gate-ground voltage in the case of 10nS rise time. When compared to Figure 5 (left) showing the gate-source voltage under identical conditions, it becomes evident that measuring the gate-ground voltage of 2.5 Volt and predicting the existence of shoot through based on the fact that the gate-ground voltage is larger than the gate threshold voltage ( $V_{gth}$ ) is incorrect since Figure 5 (left) clearly indicates that the Gate - Source voltage is about 1.2 Volt only and hence for a MOSFET with Minimum  $V_{gth}$  of say 1.5 Volt there will be no shoot through though the external observation of the gate-ground voltage is 2.5Volt.

Figure 11 depicts the gate-source voltage with a rise time of 1nS using the circuit in Figure 2 with both  $L_g$  and  $L_s$  present. The graph shows that for equal silicon parameters shoot through is likely to take place in the device with the lowest  $L_s$  package but unfortunately that means that the dynamic losses in the package with the high  $L_s$  will be higher.

Figure 11 shows the complexity of gate-source voltage waveform as  $L_s$  varies from 0.5nH to 5nH.





Figure 11. Gate to Source voltage for a very narrow pulse.  $t_r = 1nS$



For completion Figure 12 shows the complete equivalent circuit of the LS MOSFET on the left and on the right the solution of all three different cases 1–The simple solution, 2–with the addition of  $L_s$ & $L_g$ , 3–with the addition of  $L_s$  and  $L_g$  and all inter-electrode ESR.

### Further Work

One of the facts about the gate ESR ( $R_g$ ) is that it is a distributed resistance on the MOSFET die. This means that depending on a region’s position the effective  $R_g$  is different from one region to the other leading to some regions bearing the full brunt of the shoot through losses while other regions will have no shoot through losses at all. Theoretical mathematical and simulation work shows that this is the case.

### Conclusion

1. Equation (5) should be used to evaluate a given MOSFET susceptibility to shoot-through for almost all applications today. Equation (8) should be used for the projected applications of the next few years where the rise and fall times are in the sub nanosecond range.




Figure 12. Complete equivalent circuit including inter-electrode ESR

1. The gate-ground voltage alone does not tell whether shoot through will take place or not but rather the gate-source voltage is the decisive factor. Although this conclusion is very obvious, it is not observable in the lab since the source of the synchronous rectifier is always connected to ground; gate-ground voltage is usually measured since it is the only available measurement. I have to say that I have been guilty of this practice before this work.
2. Source inductance plays a more pronounced role in determining whether shoot through occurs or not mainly due to the effect of Co and Ls.
3. A thorough and complete understanding of the parasitic inductances of all our packages is mandatory to evaluate the susceptibility of a given MOSFET in a given package to shoot through in preparation for the sub 1nS switching of the future.
4. Combining the shoot through loss mechanism with Reverse recovery loss mechanism, it becomes obvious that some loop inductance is mandatory to mitigate the switching losses. Exactly how much inductance is needed depends on the circuit and the individual MOSFETs and gate drivers utilized in the application.
5. There is a large current component that the high side MOSFET has to deliver to charge all the inter-electrode capacitors. This current is dependant on the rise time of the voltage of the junction between the high side and the low side MOSFETs and may become the dominant switched current in the high side MOSFET for rise times of <1nS.

## References

- [1] A. Elbanhawy, *Fairchild Semiconductor*, "Effect of Parasitic Inductance on switching performance" in *Proc. PCIM Europe 2003*, pp.251–255
- [2] A. Elbanhawy, *Fairchild Semiconductor*, "Effect of Parasitic inductance on switching performance of Synchronous Buck Converter" in *Proc. Intel Technology Symposium 2003*
- [3] A. Elbanhawy, *Fairchild Semiconductor*, "Mathematical Treatment for HS MOSFET Turn Off" in *Proc. PEDS 2003*
- [4] A. Elbanhawy, "A quantum Leap in Semiconductor packaging" in *Proc. PCIM China*, pp. 60–64

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.